Blame


1 cea10000 2005-05-01 devnull ENTRY(_getmcontext) /* xxx: instruction scheduling */
2 cea10000 2005-05-01 devnull mflr %r0
3 cea10000 2005-05-01 devnull mfcr %r5
4 cea10000 2005-05-01 devnull mfctr %r6
5 cea10000 2005-05-01 devnull mfxer %r7
6 cea10000 2005-05-01 devnull stw %r0, 0*4(%r3)
7 cea10000 2005-05-01 devnull stw %r5, 1*4(%r3)
8 cea10000 2005-05-01 devnull stw %r6, 2*4(%r3)
9 cea10000 2005-05-01 devnull stw %r7, 3*4(%r3)
10 cea10000 2005-05-01 devnull
11 cea10000 2005-05-01 devnull stw %r1, 4*4(%r3)
12 cea10000 2005-05-01 devnull stw %r2, 5*4(%r3)
13 cea10000 2005-05-01 devnull li %r5, 1 /* return value for setmcontext */
14 cea10000 2005-05-01 devnull stw %r5, 6*4(%r3)
15 cea10000 2005-05-01 devnull
16 cea10000 2005-05-01 devnull stw %r13, (0+7)*4(%r3) /* callee-save GPRs */
17 cea10000 2005-05-01 devnull stw %r14, (1+7)*4(%r3) /* xxx: block move */
18 cea10000 2005-05-01 devnull stw %r15, (2+7)*4(%r3)
19 cea10000 2005-05-01 devnull stw %r16, (3+7)*4(%r3)
20 cea10000 2005-05-01 devnull stw %r17, (4+7)*4(%r3)
21 cea10000 2005-05-01 devnull stw %r18, (5+7)*4(%r3)
22 cea10000 2005-05-01 devnull stw %r19, (6+7)*4(%r3)
23 cea10000 2005-05-01 devnull stw %r20, (7+7)*4(%r3)
24 cea10000 2005-05-01 devnull stw %r21, (8+7)*4(%r3)
25 cea10000 2005-05-01 devnull stw %r22, (9+7)*4(%r3)
26 cea10000 2005-05-01 devnull stw %r23, (10+7)*4(%r3)
27 cea10000 2005-05-01 devnull stw %r24, (11+7)*4(%r3)
28 cea10000 2005-05-01 devnull stw %r25, (12+7)*4(%r3)
29 cea10000 2005-05-01 devnull stw %r26, (13+7)*4(%r3)
30 cea10000 2005-05-01 devnull stw %r27, (14+7)*4(%r3)
31 cea10000 2005-05-01 devnull stw %r28, (15+7)*4(%r3)
32 cea10000 2005-05-01 devnull stw %r29, (16+7)*4(%r3)
33 cea10000 2005-05-01 devnull stw %r30, (17+7)*4(%r3)
34 cea10000 2005-05-01 devnull stw %r31, (18+7)*4(%r3)
35 cea10000 2005-05-01 devnull
36 cea10000 2005-05-01 devnull li %r3, 0 /* return */
37 cea10000 2005-05-01 devnull blr
38 cea10000 2005-05-01 devnull
39 cea10000 2005-05-01 devnull ENTRY(_setmcontext)
40 cea10000 2005-05-01 devnull lwz %r13, (0+7)*4(%r3) /* callee-save GPRs */
41 cea10000 2005-05-01 devnull lwz %r14, (1+7)*4(%r3) /* xxx: block move */
42 cea10000 2005-05-01 devnull lwz %r15, (2+7)*4(%r3)
43 cea10000 2005-05-01 devnull lwz %r16, (3+7)*4(%r3)
44 cea10000 2005-05-01 devnull lwz %r17, (4+7)*4(%r3)
45 cea10000 2005-05-01 devnull lwz %r18, (5+7)*4(%r3)
46 cea10000 2005-05-01 devnull lwz %r19, (6+7)*4(%r3)
47 cea10000 2005-05-01 devnull lwz %r20, (7+7)*4(%r3)
48 cea10000 2005-05-01 devnull lwz %r21, (8+7)*4(%r3)
49 cea10000 2005-05-01 devnull lwz %r22, (9+7)*4(%r3)
50 cea10000 2005-05-01 devnull lwz %r23, (10+7)*4(%r3)
51 cea10000 2005-05-01 devnull lwz %r24, (11+7)*4(%r3)
52 cea10000 2005-05-01 devnull lwz %r25, (12+7)*4(%r3)
53 cea10000 2005-05-01 devnull lwz %r26, (13+7)*4(%r3)
54 cea10000 2005-05-01 devnull lwz %r27, (14+7)*4(%r3)
55 cea10000 2005-05-01 devnull lwz %r28, (15+7)*4(%r3)
56 cea10000 2005-05-01 devnull lwz %r29, (16+7)*4(%r3)
57 cea10000 2005-05-01 devnull lwz %r30, (17+7)*4(%r3)
58 cea10000 2005-05-01 devnull lwz %r31, (18+7)*4(%r3)
59 cea10000 2005-05-01 devnull
60 cea10000 2005-05-01 devnull lwz %r1, 4*4(%r3)
61 cea10000 2005-05-01 devnull lwz %r2, 5*4(%r3)
62 cea10000 2005-05-01 devnull
63 cea10000 2005-05-01 devnull lwz %r0, 0*4(%r3)
64 cea10000 2005-05-01 devnull mtlr %r0
65 cea10000 2005-05-01 devnull lwz %r0, 1*4(%r3)
66 cea10000 2005-05-01 devnull mtcr %r0 /* mtcrf 0xFF, %r0 */
67 cea10000 2005-05-01 devnull lwz %r0, 2*4(%r3)
68 cea10000 2005-05-01 devnull mtctr %r0
69 cea10000 2005-05-01 devnull lwz %r0, 3*4(%r3)
70 cea10000 2005-05-01 devnull mtxer %r0
71 cea10000 2005-05-01 devnull
72 cea10000 2005-05-01 devnull lwz %r3, 6*4(%r3)
73 cea10000 2005-05-01 devnull blr